







LECTURE-20







Deposit CVD Oxide layer through out wafer surface





Photo and etching process to make contact



Metal deposition throughout wafer surface

 n+ type silicon

 P+ type silicon

COMPLETE CMOS




Photo and etching processes to
pattern interconnection

 n+ type
silicon





 P+ type
silicon

 Metal
contact

 SiO₂
Layer

 Polysilicon

Complementary MOS (or CMOS)



References

- [1] Xaio, Hong, “Introduction to Semiconductor Manufacturing Technology “,
Prentice-Hall, Upper Saddle River, NJ
- [2] Elliot, D., “Integrated Circuit Fabrication Technology”, McGraw-Hill, New
York.
- [3] Kang and Leblebici: “CMOS Digital Integrated Circuits”- TMH Publication.
- [4] S.M. Sze: “Semiconductor Devices: Physics & Technology” -Wiley India
Publications.
- [5] Weste, Harris and Bannerjee: “CMOS VLSI Design” - Pearson Education
Publication.
- [6] Douglas A Pucknell & Kamran Eshragian, “Basic VLSI Design” PHI.

Thanks